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ABSTRACT
Modern CPUs follow multicore designs with multiple threads
running in parallel. The dataflow of query engine algo-
rithms needs to be adapted to exploit such designs. We
identify memory accesses and thread synchronization as the
main bottlenecks in a multicore execution environment. We
present a uniform framework to mitigate the impact of these
bottlenecks in multithreaded versions of the most frequently
used query processing algorithms, namely sorting, partition-
ing, join evaluation, and aggregation. Through an analyti-
cal model, we extract the expected behavior and scalability
of the proposed algorithms. We conduct an extensive ex-
perimental analysis of both the analytical model and the
algorithms. Our results show that: (a) the analytical model
adequately captures the performance of the algorithms, and
(b) the algorithms themselves achieve considerable speedups
compared to their single-threaded counterparts.
1. INTRODUCTION
This paper presents a detailed analysis of multithreaded
query execution on multicore processors. Extending the el-
ementary query evaluation operators for multithreaded pro-
cessing is far from straightforward. Multithreading intro-
duces resource contention that penalizes scalability; cores
share resources both at the hardware (caches and physi-
cal memory) and at the software (lock-based synchroniza-
tion) levels, thereby restricting the degree of parallelism. To
counter that we posit that multiple threads should indepen-
dently process cache-resident data to the highest possible
extent, thereby minimizing contention and enhancing par-
allelism. To that end we: (a) give a uniform framework to
generalize for multithreaded execution the most frequently
used query processing algorithms, and (b) present an ana-
lytical model to estimate the multithreaded performance of
the proposed algorithms. The model statically estimates if
multithreaded execution will result in a substantial speedup
or not. To the best of our knowledge this is the first pa-
per that provides a uniform framework for and an analyti-
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cal performance model of multithreaded query execution on
chip multiprocessors.
Multicore means shared memory. Modern CPUs inte-
grate multiple cores and provide hardware support for paral-
lel processing. Their architecture resembles shared-memory
systems: the cores share main memory and, possibly, the
lowest level of the cache hierarchy. Query evaluation on this
type of parallel systems has been tackled before (e.g., [10]);
previous work, however, has not taken into consideration the
cache hierarchy and its impact on multithreaded execution.
As shown in [1, 14], database workloads suffer from excessive
stalls due to the high latency of memory operations. This
is aggravated in multicore processors as the memory sub-
system serves requests from multiple cores. The hardware
community is also concerned with scalability restrictions on
multicores due to contention for the memory bus [20].
Busier is faster. Multicore processors have more “raw”
processing power, but this is not harvested when execut-
ing data-intensive workloads. To alleviate this, we propose
to exploit cache locality by maximizing the amount of pro-
cessing whenever a data block is in the CPU caches. As an
example of our techniques, “pushing” more query-relevant
processing into partitioning an input may result in an extra
per-thread processing cost for the operation of 15%; how-
ever, this means that the cores are now busier with pro-
cessing the input instead of waiting for memory operations.
The busier a core is with processing cache-resident data,
the less it contends with the other cores for accessing the
memory. The extra per-thread cost in the previous example
results in an almost three-fold improvement in the Cycles
Per Instruction (CPI) ratio when the technique is applied to
a quad-core Intel Xeon E5420 CPU. In turn, this results in
a higher speedup of the execution of the entire query.
We apply this approach to the prominent query evalua-
tion algorithms and provide a uniform framework for mul-
tithreaded processing. Our goals are to: (a) minimize data
transfers from main memory, and (b) evenly distribute both
work and data across multiple threads. To minimize syn-
chronization overhead, we assign different input and output
streams to each thread, while locking (if any) is performed
on a coarse granularity, thus aiding parallel execution. To
gauge the impact of multithreaded execution, we analyti-
cally model the effect of input cardinality, tuple size, selec-
tivity, and projectivity to performance on specific hardware.
We introduce the multithreaded utility ratio to describe the
overlap of computations and memory accesses and we show
how this ratio determines the effective cost of memory opera-
tions. This allows us to estimate the cost of query operations
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Figure 1: The architecture of the Intel Xeon E5420
and the expected speedup of multithreaded execution.
Contributions. The main contributions of this work can
be outlined as follows:
• We give a uniform framework to extend existing query
processing algorithms for multithreaded execution on
multicore CPUs.
• We present partitioning and buffering techniques that
determine which part of the input each thread pro-
cesses and where in the cache hierarchy it is buffered.
• We introduce an analytical model to accurately esti-
mate the speedup of multithreaded query execution.
The rest of this paper is organized as follows: in Section 2
we present the main characteristics of multicore processors.
In Section 3 we give a general framework for multithreaded
execution, along with algorithms for the main query pro-
cessing operations. We model the behavior of the proposed
algorithms in Section 4, while in Section 5 we conduct an
experimental study of our proposals. We discuss previous
work in Section 6 and draw our conclusions and identify
future research directions in Section 7.
2. CHIP MULTIPROCESSORS
During the past decade, the dominant trend in processor
design is the integration of multiple processing cores on the
same die. Termed chip multiprocessors (CMPs), multicore
chips natively support parallel execution, while combining
scalability with energy efficiency [12]. Multicore chips have
been implemented in various ways. The main difference is
the type of parallelism supported by each core. Some pro-
cessor designs, e.g., the Intel Quad Core and the AMD Phe-
nom, support out-of-order execution and Instruction-Level
Parallelism (ILP); alternatively, the pipelines of the Sun Ul-
traSPARC T2 and the IBM Power 6 support only in-order
execution but use Thread-Level Parallelism (TLP). There
are also hybrid designs, e.g., the Intel Core i7 CPU, which
combine out-of-order execution with hardware supported
multithreading, similar to Simultaneous Multithreading. A
detailed analysis of design trends in processor architecture,
along with their effect on the execution of OLTP and DSS
workloads, can be found in [11].
Designs also differ in terms of memory hierarchy, specifi-
cally whether on-chip caches are shared between all or some
of the cores. In Figure 1 we show the architecture of the
Intel Xeon E5420 quad-core processor: each pair of cores
shares a common L2-cache and cores from different pairs
communicate through the memory bus. In other designs,
e.g., the AMD Phenom and the Intel Core i7, each core has
its own L1- and L2-caches, while all cores share a common
on-chip L3-cache. The salient challenge in multicore CPUs
is to keep all cores processing data at rates close to their
clock. To do so, manufacturers improve memory through-
put by integrating memory controllers inside the chip and
using multiple memory banks. Still, if the caches and the
memory are concurrently accessed by all cores, contention
for their utilization may increase the latency of memory op-
erations and degrade performance.
As multiple cores share main memory but not necessarily
individual caches, it is common practice to replicate data
inside the caches of different cores to enhance parallelism.
Cache coherency involves the propagation of data writes
from one core to the others. Caches are organized in small
blocks termed cache lines. When one cache line is shared
between cores and is updated by one of them, the other
cores invalidate their cached copy and refetch the cache line
on the next access. Invalidation takes place on true shar-
ing, i.e., the cores access the same data of the cache line, or
on false sharing, i.e., when one core updates a part of the
cache line that no other core accesses. Coherency protocols
“snoop” updates to all cores or use directories to maintain
data sharing information [12].
Concurrent execution at the hardware level (i.e., process-
ing independently scheduled threads) does not imply syn-
chronization at the software level. The latter is achieved by
providing hardware support for atomic operations through
mutexes and spin locking. Each mutex is a memory word
set to 0 when free and 1 when locked; to operate on the
mutex, a core must have it in its D1-cache. To acquire a
lock, a core continuously probes the mutex (i.e., the core
“spins”) using the compare-and-swap instruction. Once the
lock is acquired the core executes the synchonized code and
resets the lock. Each core spins on a locally cached copy of
the mutex without affecting other cores. Whenever the mu-
tex is released, cache coherency instructs that the cache line
containing it must be invalidated and refetched. The first
core to refetch the cache line will acquire the lock, while
other cores waiting on the lock will continue spinning.
3. MULTITHREADED PROCESSING
In this section we provide a framework for parallelizing
the data flow of the most frequently used query process-
ing algorithms [9]: sorting, partitioning, join evaluation and
aggregation. The premises of our framework are:
• We use the N-ary Storage Model (NSM) with tuples
stored consecutively within pages of 4kB. Each table
resides in its own file on disk, and a storage manager
is responsible for caching file pages in the buffer pool.
We have not used vertical partitioning as we wanted to
keep the same baseline with most commercial and re-
search database systems. We also wanted to explicitly
account for the interaction between the query engine
and the storage manager in our analysis.
• Our techniques only depend on the number of threads
that can be efficiently supported by hardware. Nat-
urally, the techniques need to be “fitted” to a spe-
cific CPU but the approach is uniform and remains
largely the same across CPUs. For instance, the Intel
Xeon 5400 series of quad-core processors of Figure 1
(the one also used in our experiments) has per-core
pipelines supporting out-of-order execution. However,
there is no in-core support for TLP so only four con-
current threads are supported by hardware. We will
be pointing out any subtleties that require fitting the
data flow to the specifications of each CPU.
Our approach stems from the observation that CMPs are
in essence shared-memory systems. Parallel query evalua-
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Figure 2: Multithreaded operator implementation
tion has been tackled before [8, 10]; the rule of thumb is to
split the input in disjoint partitions and then process them
in parallel. However, the na¨ıve extension of this technique
for multicores would not take advantage of the cache hierar-
chy’s buffering effect. For example, synchronizing accesses
to a shared hash table would severely penalize performance,
in case the table does not fit inside caches [5]. To that end,
we fine-tune the implementation of partitioning and paral-
lel processing to the characteristics of multicore processors.
We focus on reducing concurrent memory requests by in-
terleaving memory accesses and cached data processing to
the highest possible extent. This technique keeps the cores
busy and reduces memory stalls. We also avoid using fine-
grained thread synchronization. Threads are initialized once
for each operation and use restricted affinity (i.e., they are
assigned to a specific core); that way they can run with the
minimum synchronization overhead. Finally, we pay special
attention to avoid false sharing: we align shared data (such
as mutexes) with the size of the cache line and replicate
writeable variables and buffers for each thread.
An example of the uniform framework for the implemen-
tation of each operator is shown in Figure 2. The input is
first split in as many “splits” as there are threads of execu-
tion that can be efficiently supported by hardware (e.g., four
splits for the Intel Xeon, eight splits for the Core i7). If the
input is a primary table we divide the total page count by
the number of threads; each split is assigned to one thread.
Next, we partition the input in disjoint partitions using the
specified number of threads. Each thread scans its split
and writes tuples to appropriate output partitions. We do
not use tuple references, but physically copy to the parti-
tions the fields required for further query processing. That
way we increase cache locality and avoid uncontrollable and
costly random access patterns outside the cache hierarchy.
After staging all inputs, we invoke a new team of threads to
process the partitions. A set of disjoint partitions is assigned
to each thread and processed with no synchronization over-
head. Threads store output tuples to individually assigned
output buffers. The set of all output buffers is the final op-
erator output that will either be used by subsequent query
operators, or be forwarded to the client as a final result.
3.1 Data staging
During data staging the selections and projections are ap-
plied and the input is appropriately “formatted”. For exam-
ple, for merge join, inputs are sorted, while for hash join the
input is hash-partitioned. Our measurements have shown
that data staging can take up to 90% of the total execution
time of an operator. It is therefore important to adapt all
common staging algorithms for multithreaded execution.
Our algorithms use partitioning for multithreaded pro-
cessing with minimal overhead. The main partitioning al-
gorithms are: (a) range partitioning, (b) hash partitioning,
and (c) value mapping. Range partitioning generates par-
titions containing tuples within a specific range of values
of the partitioning attribute. Value distribution statistics,
e.g., histograms, can be used to extract the bounds of each
partition to balance the distribution of tuples to partitions.
Hash partitioning uses hash and modulo computations to
map tuples to partitions with no assumption on value dis-
tributions. This leads to similarly sized partitions, within a
factor of about 20%. Finally, the values of the partitioning
attribute can be directly mapped to partitions, a technique
applicable in case the partitioning attribute has only a few
distinct values. We elaborate on each staging algorithm.
Sorting. We build on the AlphaSort algorithm [16], where
input partitions fitting the L2-cache are sorted with quick-
sort and then merged through multi-way merging. We use
N hardware-supported threads to sort partitions and assign`
1
N
´th
of the total number of input pages to each thread.
Each thread applies quicksort to blocks that fit inside its
share of the L2-cache. For example, in the Intel Xeon pro-
cessor of Figure 1 the block size is less than half the size of
the L2-cache; for the AMD Phenom processor, where each
core has its own L2-cache and shares the on-chip L3-cache,
a block can fully occupy the L2-cache.
After sorting each block we invoke N new threads to
merge the blocks. We use range partitioning to separate
work. We assign a specific range of values to each thread,
as shown in Figure 3 (value ranges are individually colored).
Each thread processes only the part of each block that con-
tains values of its assigned range. The sorting threads spec-
ify the tuple range for each merging thread in each block
during the previous step. Through value distribution statis-
tics, it is possible to assign ranges to threads so that each
thread will output approximately the same number of tuples.
That way all threads will have comparable processing rates.
Each merging thread maintains a heap of the currently ex-
amined tuples from each block to identify the tuple with
the minimum value. Note that no synchronization is needed
during sorting since threads process disjoint datasets.
Partitioning. Hash and range partitioning use the same
multithreaded process, the difference being the function used
to forward tuples to partitions. As shown in Figure 2, each
thread scans its split of input pages and forwards tuples to
partitions by applying the partitioning function to each tu-
ple. We use buffering on a page granularity, in the sense
that each thread uses one page from each partition to store
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Figure 3: Multithreaded sorting
tuples. When a page fills up, the thread replaces it with a
new one through a call to the storage manager.
This simple approach has two drawbacks. Firstly, stor-
age manager interaction needs to be an atomic operation;
thus, requests to the storage manager need to be serialized.
Secondly, and more importantly, the only per-tuple process-
ing is the evaluation of the partitioning function. This re-
quires at most a few tens of CPU cycles, while fetching data
from main memory costs an order of magnitude more. Since
memory is a shared resource across all cores, if multiple
cores issue memory requests concurrently, memory opera-
tions will be queued and their effective latency will increase;
this restricts the scalability of multithreaded partitioning.
We have verified this hypothesis for the Intel Xeon proces-
sor, which uses a single memory bus, but it is likely to hold
for processors with multiple embedded memory controllers.
The solution we propose is to maximize reuse by process-
ing the input to a greater extent once it is cache-resident.
One way of doing so is sorting each full partition page before
replacing it with a new page. If the number of partitions is
moderate we can expect the page to be inside the L2-cache
(or even the L1-cache) before being sorted, thus sorting is
performed efficiently. Table 1 shows the results of hardware
profiling for hash partitioning and for the combination of
hash partitioning and sorting at the same time on the refer-
ence CPU.1 The input table has 1,000,000 tuples of 72 bytes
each. The overhead of partitioning the input while sorting
each partition page in single-threaded execution is 74% over
partitioning the input alone, but is reduced to 15% when
four threads are used. Furthermore, though in both cases
the L2-cache misses increase (due to the interaction with the
storage manager and thread synchronization), simple multi-
threaded partitioning increases the CPI ratio by a factor of
2.3 and the number of pending memory requests by a factor
of 2.4; combined partitioning and sorting results in a slight
increase of a factor of 1.2 for the CPI ratio and the pending
requests. The above show that, though the same dataset
1We show sample counts for L2-cache misses and pending
memory requests, as extracted with the OProfile tool [17].
Listing 1: Accessing the mapping directory
i n t offset = lookup ( directory , value ) ;
i f ( offset < 0) {
lock ( directory . lock ) ;
offset = lookup ( directory , value ) ;
i f ( offset < 0) offset = insert ( directory , value ) ;
unlock ( directory . lock ) ;
}
Algorithm Threads Time CPI
L2-cache Pending
misses requests
Partition
1 0.085s 1.68 335 4672
4 0.072s 3.86 699 11086
Partition 1 0.148s 1.21 342 7556
and Sort 4 0.083s 1.41 661 9008
Table 1: Profiling results for partitioning
is accessed in both cases, the cores need to wait longer for
memory operations in hash partitioning alone because they
all attempt to access main memory at the same time. When
combining partitioning with sorting, while one core is busy
sorting a page, the remaining cores face less contention for
memory operations. Synchronization overhead is also re-
duced, as the time to obtain a reference to a new page from
the storage manager is only a small portion of the time to
fetch a page and sort it. Note that, since the partitions end
up containing sorted pages, one merging phase per partition
is needed to sort it. This step can be integrated with query
evaluation, as we shall see in Sections 3.2 and 3.3.
Value mapping. If the partitioning attribute has a small
number of distinct values, one can map each value to a spe-
cific partition, using a directory to maintain this mapping.
Any data structure can be used for the directory; we use a
sorted array of attribute values and perform binary search
for lookups. Note that there is a limit beyond which this ap-
proach becomes inefficient: if the partitioning attribute has
a high distinct cardinality the mapping directory will span
outside the L1-cache and accesses will trigger cache misses.
Each thread scans its assigned input split and copies its
tuples to the corresponding partitions. Since tuple pro-
cessing requires a directory lookup (and may trigger an in-
sertion), there is sufficient computational load to overlap
with memory operations, resulting in considerable speedups.
The more entries the directory has, the closer to linear the
speedup will be: the time spent on lookups dominates the
cost of fetching data. Note that since the number of distinct
values is small, all cores share the same directory. In List-
ing 1 we show the code to synchronize directory insertions
and lookups. The synchronization penalty is paid until the
directory contains all entries. From then on threads repli-
cate the directory inside each core’s L1-cache and perform
lookups without locking it, as it is not updated any more.
3.2 Join evaluation
Merge Join. The input tables are staged by sorting them
on the join attributes. To decide on the ranges each thread
will process during sorting, we use a simple approach. Us-
ing value statistics we obtain the highest minimum and the
lowest maximum values for each join attribute. Assuming a
uniform distribution, we then divide this range by the num-
ber of threads, which gives us the range of each partition.
More sophisticated techniques can combine histograms with
the cardinality of each table and compute ranges that are
estimated to create partitions of similar size, which is espe-
cially helpful in the presence of skew.
After sorting the input tables, we initialize a new set of
threads to evaluate the join predicate. Each thread pro-
cesses a specific value range of the join attribute and eval-
uates the join for corresponding partitions; there is also a
separate output buffer per thread. As partitions are disjoint
there is no synchronization overhead. The only performance
restriction is the ability of the memory subsystem to provide
the cores with data in the rates the threads consume them.
Hash Join. Recall that during hash partitioning each page
of each partition is also sorted. Thus, there is no need to
build per-partition hash tables during the join phase. Each
input is partitioned using a fanout wide enough for the
largest corresponding partitions of each table to fit in the
lowest cache level. For example, if we join table A of size
100MB with table B of size 250MB using four threads on
a quad-core processor with a shared 8MB L2-cache (and no
L3-cache), the partitions of both tables should be smaller
than 1MB: during the join phase the threads sharing L2
will be joining two partitions each. We therefore need to
use a fanout of at least 250 for both tables (i.e., the size
of the largest table over the target size of each partition).
In practice, it is better to use higher fanouts (even double).
Doing so will amortize the variance in partition sizes, and
procure for space to hold instructions and data belonging to
the operating system and the storage manager, as well as
the merging buffers that will be shortly introduced.
After partitioning the inputs and individually sorting the
partition pages, we start new threads to join the correspond-
ing partitions. Each thread processes a disjoint set of par-
titions, so all threads work independently. First, we merge
the pages of each partition and generate a fully sorted par-
tition. As this is repeated for all partitions, we dedicate a
single output buffer per thread and we (re)use it to store
the tuples of each partition in sorted order. Since the par-
tition size is small, one can expect the merging buffers for
all threads to remain inside the lower cache level during the
join process, thus avoiding accesses to main memory. After
merging we join corresponding partitions just as in merge
join. Note that the partitions have already been brought in
the lower cache level so this step is efficient. Our hybrid join
technique interleaves computation with memory operations
and efficiently exploits the cache hierarchy; at the same time
it incurs negligible synchronization overhead.
Map Join. If the join attributes have a small number of
distinct values we stage the inputs using value mapping.
We then join the partitions for the same attribute value
with nested loops join. This algorithm is applicable only
when both inputs have a small distinct value cardinality.
Its performance degrades fast as the number of entries in
the mapping directory increases: as the directory grows it
will not fit the L1-cache, so lookups will trigger cache misses.
3.3 Aggregation algorithms
Sort aggregation. We first sort blocks of the input on
the grouping attributes. In line with performing as much
computation as we can during data staging, we modify the
merging phase of Section 3.1 to incorporate the on-the-fly
evaluation of the aggregate functions. That way, we avoid
flushing the sorted output to memory and refetching it to the
caches to compute the aggregate values of each group. Doing
so reduces main memory accesses and enhances parallelism.
Partition-based aggregation. We first hash- or range-
partition the input and individually sort the pages of each
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Figure 4: Mapping directories for aggregation
partition (see also Section 3.1). The partitioning fanout can
be smaller than the one used in join evaluation, as there is
only one input. Next, we invoke new threads, each process-
ing disjoint sets of partitions. For each partition, the thread
merges the sorted pages; instead of saving the output to a
merge buffer (as with join evaluation) it directly evaluates
the aggregate values per group and outputs them, which
significantly reduces the number of memory operations.
Map aggregation. If all grouping attributes have small
distinct value cardinalities, we can aggregate in a single
pass over the input. The input is first split to the num-
ber of threads used. We keep a mapping directory for each
grouping attribute, with directories shared across threads.
We generate an array of aggregate values, one per aggregate
function per thread. A thread looks up each tuple in each
directory and finds the row to update in its private array
of aggregate values. For example, consider grouping table
R on fields a, b and c. The mapping directories are shown
in Figure 4, where we also show how we can compute the
offset of the row to update in the aggregation arrays. As
the distinct value cardinality for the grouping attributes is
small, the mapping directories quickly fill up and hold all
input values; thus, aggregation bears minimal synchroniza-
tion overhead. After processing all tuples, the individual
aggregate value arrays are “merged” depending on the ag-
gregate function (e.g., for sum() corresponding group values
are added).
The scalability of multithreaded aggregation grows with
the size of the mapping directories, as lookups become more
expensive and overlap to a greater extent with input tuple
fetching. Directories, however, should not grow too large: as
the directories and aggregation arrays grow (the size of each
aggregation array being the product of distinct values of
each grouping attribute), they start “spilling” outside the
L1-cache, or even the L2-cache, so lookups and aggregate
value updates are likely to trigger cache misses. This is ag-
gravated by multiple threads sharing the lowest cache level,
so the cache capacity available per thread is reduced.
4. PERFORMANCE MODELLING
In CMPs, multiple cores can work independently provided
there is no synchronization overhead and their datasets are
cache-resident; this would provide linear speedups. This is
not always feasible, though, as cores will contend to access
memory-resident data. Consider the case of N threads pro-
cessing a single relation: these threads will have to share
the physical memory. If all need to fetch data at the same
time, fetch requests will be serialized, diminishing the per-
formance gains of multithreaded execution.
Consider a memory block (e.g., a hash partition). Each
thread’s operation on it can be divided in three stages:
P page size (bytes)
CL cache line size (bytes)
K input tuple cardinality
K′ staged tuple cardinality, 0 ≤ K′ ≤ K
D distinct value cardinality
T input tuple size (bytes)
T ′ staged tuple size (bytes), 1 ≤ T ′ ≤ T
L1 cost for L1-cache access (CPU cycles)
L2 cost for L2-cache access (CPU cycles)
M cost for main memory access (CPU cycles)
OUT cost for building an output tuple (CPU cycles)
N number of threads
LK cost per locking operation (CPU cycles), 0 for N = 1
TO overhead per thread (scheduling, joining etc)
Table 2: Model parameters
(a) the fetch stage, where the block is requested from main
memory, (b) the processing stage, and (c) the locking stage,
where the thread interacts with the storage manager to re-
quest a new block. Ideally, with N threads, one thread will
be in the fetching stage, while N−1 threads will be process-
ing a cache-resident block. This defines the multithreaded
utility ratio R, shown in Equation 1: the time gained by
overlapping operations through having multiple threads op-
erate on different parts of the input. The numerator, Cf , is
the cost of fetching a block, and the denominator is the sum
of the costs of fetching, processing (Cp), and locking (Cl).
R =
Cf
Cf + Cp + Cl
(1)
Let M be the cost of a memory access. In single-threaded
execution the memory is accessed by one thread. For N
threads the memory bus is shared; in the worst case an
equivalent ( 1
N
)th of the maximum memory throughput is
available to each core and, hence, the cost of a memory
access reaches MN . Through overlapping operations, cap-
tured by the utility ratio R, the effective memory through-
put will be greater. We define M ′, the effective memory
access cost, as shown in Equation 2. If R is less than 1
N
,
block operations will overlap so each thread will face neg-
ligible contention for accessing memory. Else, the cost will
increase depending on the multithreaded utility ratio and
will approach MN as R → 1 when there is no processing
overlap among threads.
M ′ =
(
M R ≤ 1
N
MNR, R > 1
N
(2)
We use the above framework to estimate the speedup of
multithreaded execution and give formulas for the cost of
each algorithm based on a per-memory-access model. We
then extract memory utility ratios for each algorithm of Sec-
tion 3 and “plug in” these ratios to the cost formulas. Our
objective is not to have an accurate description of execution
on a CPU-cycle granularity (which is most likely impossible
due to the complexity of modern hardware), but a coarse
characterization of the differences between single- and mul-
tithreaded execution. We therefore track the accesses each
algorithm makes to each level of the memory hierarchy. We
do not account for calculations running over registers, as
their execution costs are negligible compared to memory op-
erations. We also omit the impact of hardware prefetchers,
cache associativity, and non-blocking caches: their effect de-
pends on the design of each CPU and the runtime environ-
ment. The parameters of our model are shown in Table 2;
we assume a two-level deep cache hierarchy.
4.1 Sorting
The first step of sorting is to partition the input into
blocks of B bytes each and sort them using quicksort; the
blocks are then merged to produce the final sorted output.
To generate a single block to be sorted, the core needs to
fetch both the input data and the block’s cache lines. If the
input is a primary table we have to account for projections
and for filtering the input on (any) selection predicates, as
explained in Section 3. The size of the input that is used to
fill one block is then estimated to KT
K′T ′B. This means that,
for each block,
`
1 + KT
K′T ′
´
B bytes will be fetched from main
memory, at a cost of M for each cache line of CL bytes. The
cost of fetching a single block of input is given by Equa-
tion 3. Once a block containing B
T ′ tuples has been gener-
ated it is (at least) L2-cache-resident. To apply quicksort,
tuples need to be L1-cache-resident, so each tuple needs to
be fetched twice from the L2-cache, for reading and writing
it. In our implementation, each tuple examination and ex-
change required roughly four L1-cache accesses, for a total
of B
T ′ log
`
B
T ′
´
operations. Given the above, the total cost
of sorting a block is shown in Equation 4.
Csortf (B) =
„
1 +
KT
K′T ′
«
B
CL
M (3)
Csortp (B) = 2
B
CL
L2 + 4
B
T ′
log
„
B
T ′
«
L1 (4)
The utility ratio of the sorting step, Rsort(B), is given by
Equation 5. We use that to derive the cost of multithreaded
execution. The entire relation will produce K
′T ′
B
blocks, so
fetching the input and the blocks requires KT+K
′T ′
CL
memory
accesses. This will be divided across N execution threads,
with each thread having an effective memory access cost
equal to M ′, as defined by Equation 2 when R is substituted
for Rsort(B). Since sorting runs inside the cache hierarchy
(mainly in the L1-cache), the use of N threads will most
likely result in a linear speed-up, so the cost for sorting the
input is reduced by a factor of N . Given all these observa-
tions, the cost of the sorting step is given by Equation 6.
Rsort(B) =
Csortf (B)
Csortf (B) + C
sort
p (B)
(5)
Csort(B) =
`
KT +K′T ′
´ M ′
N · CL +
Csortp (B)
N
(6)
The second step in sorting a relation is to merge the in-
dividually sorted blocks. We maintain a heap of processed
tuples across merged blocks, as explained in Section 3. The
input contains K
′T ′
B
blocks of B
CL
cache lines each, so the
cost of fetching the sorted blocks during the merging phase is
given by Equation 7. Each tuple will be fetched twice, since
we need to insert its value in the heap, and then output it
to the appropriate position in the merged output. However,
some algorithms (e.g., merge aggregation) do not require
materializing the sorted output, so we include a factor S,
set to 2 if we materialize the output, or 1 otherwise. The
processing cost is given by Equation 8, stemming from heap
processing: for each output tuple, the input tuple with the
smallest value is retrieved and the heap is re-organized.
Cmergef (B,S) = S
K′T ′
B
M
B
CL
= SK′T ′
M
CL
(7)
Cmergep (B) = 2K
′ log
„
K′T ′
B
«
L1 (8)
As with block sorting, the utility ratio of the merging step
Rmerge(B,S) is given by Equation 9. For the total cost of
the merging step we generalize the last two equations for
N threads, as shown in Equation 10. We cater for multiple
threads by substituting Rmerge(B,S) in Equation 2 and di-
viding Equation 7 by the number of threads N ; we do the
same for the heap processing cost of a block. The cost of
the entire algorithm is then the sum of Equations 6 and 10.
Rmerge(B,S) =
Cmergef (B,S)
Cmergef (B,S) + C
merge
p (B)
(9)
Cmerge(B,S) = SK′T ′
M ′
N · CL +
Cmergep (B)
N
(10)
4.2 Partitioning
Recall from Section 3.1 that the general partitioning al-
gorithm is similar to sorting, with two differences: (a) the
blocking granularity is equal to a single page, and (b) there
is a locking overhead when directing tuples to partitions,
as multiple threads will be adding pages to them. The cost
Cpartf (P ) of fetching a page for partitioning is given by Equa-
tion 11, i.e., similar to Equation 3 with B substituted for
P , as each partition page is individually sorted. Most likely
pages are buffered in the L2-cache, so they need to be fetched
to the L1-cache before being sorted, and written back to the
L1-cache. The cost of processing a partition page is given
by Equation 12, i.e., similar to Equation 4, but assuming
that the page is L1-resident on its second access.
Cpartf (P ) =
„
1 +
KT
K′T ′
«
P
CL
M (11)
Cpartp (P ) =
P
CL
(L2 + L1) + 4
P
T ′
log
„
P
T ′
«
L1 (12)
The utility ratio of partitioning, Rpart(P ), is defined as
shown in Equation 13, where the denominator includes the
locking overhead (since the new page needs to be added to
the partition). The total cost of multithreaded partitioning
using N threads is given by Equation 14, where we use the
effective memory access cost (obtained by Equation 2 with
R = Rpart(P )). The formula is similar to Equation 6 with
the difference being the addition of the cost for locking each
page of each partition (a total of K
′T ′
P
pages).
Rpart(P ) =
Cpartf (P )
Cpartf (P ) + C
part
p (P ) + LK
(13)
Cpart(P ) =
`
KT +K′T ′
´ M ′
N · CL
+
Cpartp (P )
N
+
K′T ′
P
LK (14)
Locking is used to synchronize the interaction with the
storage manager. Assuming the partitioning fanout is F ,
each thread will contend with the other N − 1 threads; the
probability of any thread requesting access to a partition is
1
F
. The probability of contention then depends on the factor
N !
FN
(i.e., all permutations of threads into the probability of
all threads accessing the same partition); that is very small.
It also depends on the ratio of the duration of the lock to
the duration of page processing, which also includes data
fetching and sorting ( Cl
Cf+Cp+Cl
). We therefore expect that
threads rarely need to wait for a lock to be released.
The partition pages are individually sorted, so we need
to merge them in a separate step, similarly to general sort-
ing. The difference lies in the use of the merge buffer that
replaces memory accesses with accesses to the L2-cache.
The fetching and processing costs are therefore modified as
shown in Equations 15 and 16. Recall that if the size of the
L2-cache is |L2|, the partition size will roughly be |L2|
2N
.
Cmergef (P, S,M) = K
′T ′
M
CL
+ SK′T ′
L2
CL
(15)
Cmergep (P ) = 2K
′ log
„ |L2|
2NP
«
L1 (16)
In Equation 15, S is 0 when the output is processed on-
the-fly (e.g., in aggregation), or 2 when the output is saved
to the merge buffer. The modified utility ratio and the merge
cost are shown in Equations 17 and 18. The total cost for
partitioning is the sum of Equations 14 and 18; M ′ is given
by Equation 2 after setting R = Rmerge(P, S).
Rmerge(P, S) =
Cmergef (P, S,M)
Cmergef (P, S,M) + C
merge
p (P )
(17)
Cmerge(P, S) =
Cmergef (P, S,M
′) + Cmergep (P )
N
(18)
4.3 Join evaluation
All join algorithms run exclusively inside the L1-cache and
build largely on the staging primitives. Recall from Sec-
tion 3.2 that, when joining, there is no need to synchronize
threads, as they operate over disjoint inputs. The difference
between the algorithms lies in where they “read” their data
from. For sort-merge join each block is read from main mem-
ory; for the partition-based algorithms the input is buffered
in the L2-cache. Therefore, we only need to assess the cost
of fetching the input and generating the output. Assuming
two inputs A and B, and N threads, the cost of processing
the entire input will be given by Equation 19, where σ./ is
the selectivity factor of the join predicate. For sort-merge
join the input tables are fetched from main memory, so the
cost will be given by Equation 20. For partition-based join
the equivalent cost of fetching from the L2-cache is given
by Equation 21. To those costs we need to add the thread
scheduling overhead, equal to N · TO in all cases.
Cjoinp =
K′AK
′
Bσ./
N
OUT (19)
Cmerge-joinf =
`
K′AT
′
A +K
′
BT
′
B
´ M
N · CL (20)
Cpartition-joinf =
`
K′AT
′
A +K
′
BT
′
B
´ L2
N · CL (21)
The total cost of sort-merge join will be equal to the cost
of first sorting both inputs (given by Equations 6 and 10
with S set to 2), plus fetching the blocks of both inputs from
main memory (Equation 20), plus the cost of generating the
output (Equation 19), plus the cost of thread scheduling
(N · TO). Similarly, one can extract the cost of partition-
based join evaluation: it is equal to the cost of partitioning
the input (Equation 14 and Equation 18 with S set to 3 to
include each input’s contribution to Equation 21 as well),
plus the cost of generating the output (Equation 19), plus
the thread overhead cost.
4.4 Aggregation
Recall from Section 3.3 that aggregation allows on-the-fly
evaluation of the aggregates, without restructuring the input
table. For merge and hash aggregation this means that we
do not materialize the output of the merging phase; rather,
we use it directly to update the aggregate values. The ag-
gregation cost can then be extracted by the data staging
cost equations: we set S to 1 for merge aggregation and to
0 for hash aggregation. We also include the scheduling cost
N · TO for multithreaded execution.
Map aggregation performs a single pass of the input with
no intermediate staging. Memory accesses overlap with lookups
on the mapping directories, since the latter are cache-resident.
If we assume there are G grouping attributes and A aggrega-
tion functions, as well as the use of binary search for map-
ping directory lookups, input fetching and processing are
modelled by Equations 22 and 23 respectively, where Di is
the distinct value cardinality of group i.
Cmapf =
KT
CL
M (22)
Cmapp =
 
GX
i=0
(log (Di)L1) +A · L2
!
K′ (23)
The first term in Equation 23 is the cost of binary search
in each directory; the second term is the cost of updating
the aggregation arrays. The assumption is that the mapping
directories fit in the L1-cache, while the (possibly) larger
aggregation arrays are evicted to the L2-cache. We can now
extract the map aggregation cost as shown in Equation 25,
where M ′ is given by using the utility ratio of Equation 24.
Rmap =
Cmapf
Cmapf + C
map
p
(24)
Cmap =
KT
N · CLM
′ +
Cmapp
N
(25)
5. EXPERIMENTAL STUDY
To verify the efficiency of the proposed framework and
the correctness of the analytical model we implemented our
algorithms in C and conducted an extensive experimental
study. The hardware platform used for experiments was a
Dell Precision T5400 workstation, with an Intel Xeon E5420
quad-core processor, clocked at 2.5GHz, and 4GB of physical
memory. The operating system was Debian 4 (64-bit ver-
sion, kernel 2.6.26). The C code was compiled with the GNU
gcc compiler (version 4.3.2) using the -O2 compilation flag.
We used the pthread thread library. Detailed information
System Dell Precision T5400
Processor Intel Xeon E5420
Number of cores 4
Frequency 2.5GHz
Cache line size 64B
I1-cache 32KB ×4
D1-cache 32KB ×4
L2-cache 6MB ×2
L1-cache access latency 3 cycles
L1-cache miss latency (sequential) 9 cycles
L1-cache miss latency (random) 14 cycles
L2-cache miss latency (sequential) 48 cycles
L2-cache miss latency (random) 85-250 cycles
RAM type
4x1GB Fully Buffered
DIMM DDR2 667MHz
Table 3: Testbed specifications
about the testbed is shown in Table 3. The cache latencies
were measured with the RightMark Memory Analyser [19].
We used tables of various schemata and cardinalities and
stored them using NSM. Primary tables were cached in the
buffer pool of a typical storage manager controlling file ac-
cesses. All intermediate results (e.g., partitions) were saved
as temporary tables, also controlled by the storage man-
ager. We used uniform attribute distributions so as to sim-
plify the analysis of an already complex system; the effect
of skew to multithreaded execution is an important issue
that needs to be separately addressed in its entirety. We
hard-coded the implementations of all benchmark queries
to reduce instruction-level overhead. This choice improved
mainly single-threaded performance, as multithreading can
exploit the instruction caching and issuing mechanisms of
multiple cores. We expect iterator-based implementations of
our algorithms (e.g., based on the exchange operator of [10])
to result in higher speedups but slower response times. We
ran each query ten times in isolation. We report average
response times, with the deviation being less than 3% in
all cases. We also present the speedup for each operation,
between single-threaded and multithreaded execution.
Measured speedups were compared with the ones esti-
mated by the analytical model. To apply the model, we
set N to 4, as our reference CPU supports one thread per
core, L1 to 3, L2 to 14 and M to 100, as accesses are both
sequential and random. We also calibrated the locking cost
LK to 5M and TO to 2.5% of total execution time. We
set OUT to zero and did not generate results during experi-
ments (unless explicitly stated), to isolate the multithreaded
performance of the algorithms; result generation runs inside
the L1-cache for each thread and thus inflates scalability.
5.1 Aggregation
We measured the impact of input tuple size by using a
table of 1,000,000 tuples (K = K′) and varying the tuple
size between 4 and 256 bytes (T = T ′ ∈ [4, 256]), using one
grouping attribute with a distinct value cardinality of 1,000
(D). The expected and measured costs for merge, hash and
map aggregation, as well as their comparative performance
when using four threads, are shown in Figure 5. When R
becomes greater than 1
N
we expect the effective memory
access cost M ′ to start increasing. This is verified experi-
mentally, as the gradient significantly grows when R passes
this threshold. The estimate for hash aggregation is more
accurate than that for merge aggregation. The fluctuation
in the latter is due to cache line alignment effects, which are
not included in our model. In terms of algorithm perfor-
mance, the measured speedup is over 3 for small tuple sizes.
 0
 0.5
 1
 1.5
 2
 2.5
 3
 3.5
 4
 50  100  150  200  250
Sp
ee
du
p
Tuple size (bytes)
1/N
RpartRmerge
Estimated
Measured
(a) Hash aggregation
 0
 0.5
 1
 1.5
 2
 2.5
 3
 3.5
 4
 50  100  150  200  250
Sp
ee
du
p
Tuple size (bytes)
1/N
RsortRmerge
Estimated
Measured
(b) Merge aggregation
 0
 0.5
 1
 1.5
 2
 2.5
 3
 3.5
 4
 50  100  150  200  250
Sp
ee
du
p
Tuple size (bytes)
1/N
Rmap
Estimated
Measured
(c) Map aggregation
 0
 0.05
 0.1
 0.15
 0.2
 0.25
 0.3
 0.35
 0.4
 50  100  150  200  250
Ti
m
e 
(s)
Tuple size (bytes)
Hash
Merge
Map
(d) Multithreaded performance
Figure 5: Impact of tuple size on aggregation
It deteriorates for wider tuples, as the cores will spend more
time fetching data from memory. This is more intensive in
hash than merge aggregation, as the computational load for
sorting and merging larger blocks keeps the cores busy to a
higher extent. For map aggregation, the mapping directory
has enough entries to make the lookup cost comparable to
the cost of fetching small tuples. As the tuple size increases
the fetching cost scales and dominates, resulting in poorer
performance. The deviation in Figure 5(c) for small tuple
sizes is due to overestimating the cost of updating the aggre-
gation arrays: it varied between L1 and L2, but is set to L2
in Equation 25. As shown in Figure 5(d), merge and hash
aggregation have comparable performance, as they incur a
similar number of accesses to main memory. Map aggre-
gation benefits from the lack of input staging and is faster
and less sensitive to changes of the tuple size, for the given
(small) number of values of the grouping attribute.
We then examined the impact of input cardinality after
applying selections and projections. We used a table of
10,000,000 (K) tuples of 72 bytes (T ) each and varied the
selectivity between 0.1 and 1; the tuple size after staging
(T ′) was set to 20 bytes; D was set to 1,000 again. The
results are shown in Figure 6. The measured performance
is accurately modelled, with estimated and measured curves
for all aggregation algorithms being close and following the
same trends. For a small selectivity, the cost of fetching the
primary table is higher than sorting the filtered data. As se-
lectivity increases the speedup increases and converges to a
maximum value, reached when R is less than 1
N
. Again, ob-
serve that the merge-based implementation exhibits higher
speedups, as it better exploits the computational power of
multiple cores. As for absolute multithreaded performance
(Figure 6(d)), hash aggregation outperforms merge aggrega-
tion, its advantage increasing with growing selectivity. As
expected, map aggregation widely outperforms the other al-
gorithms and is less sensitive to selectivity as it does not
build intermediate partitions.
The number of distinct values of the grouping attribute(s)
has a detrimental effect on the performance of map aggre-
gation, as it affects the size of the directories and the ag-
gregation arrays. As the grouping cardinality increases, the
auxiliary data structures are evicted to lower levels of the
cache hierarchy or even span outside it. This penalizes per-
formance, as there is a significant increase in cache misses,
and scalability, as all threads compete for accessing memory
to a greater extent. This is shown in Figure 7 for an aggre-
gation query on 10,000,000 tuples of 72 bytes each, using one
grouping attribute of varying cardinality D and four sum()
functions. In the first two figures there is no result genera-
tion; in the third case we examine the impact of result gen-
eration on scalability. Merge and hash aggregation are mod-
erately affected by the cardinality of the grouping attribute,
their difference being the number of iterations during quick-
sort runs. Conversely, map aggregation is 2.5 times faster
for small cardinalities but its performance degrades fast, in-
dicating the inflated cost for accesses to the L2-cache and
the main memory. In terms of scalability (Figure 7(b)), hash
and memory aggregation exhibit high speedups, increasing
with cardinality. Map aggregation has a low speedup for
small cardinalities, as the directory lookup cost is too small
to hide memory latencies. Then, speedups increase with
cardinality and start dropping again, as the auxiliary data
structures are evicted to the L2-cache or outside it. Out-
put generation offers sufficient computational load to mask
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Figure 6: Impact of selectivity on aggregation
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Figure 7: Impact of group cardinality
memory accesses (Figure 7(c)), with all algorithms exhibit-
ing speedups over 3 for considerable result sizes.
5.2 Join evaluation
We next examined the multithreaded performance and the
measured speedup for varying input tuple size, input cardi-
nality, and join selectivity. To measure the impact of input
tuple size we joined two tables of 1,000,000 tuples each. The
outer table’s tuples were 72 bytes long; the tuple size after
staging was 20 bytes. The inner table’s tuple size varied
between 20 and 300 bytes. Each outer tuple matched with
10 inner tuples. The results of Figures 8(a) and 9(a) show
trends similar to the ones for aggregation (Figure 5). This
is expected, as input staging accounted for 90% of execu-
tion time (omitting result generation) and is the same pro-
cess for both aggregation and join evaluation. Hash join ex-
hibits better performance; the use of merge buffers increases
cache locality and reduces the cost of memory operations.
Still, merge join results in higher speedups by exploiting the
higher computational cost of sorting larger blocks.
For cardinality experiments we used two tables with tu-
ple sizes of 72 bytes, reduced to 20 bytes after staging; each
outer tuple matched with 10 inner ones. The outer table’s
cardinality was 1,000,000 and the inner’s was 10,000,000,
but we filtered the inner table with a predicate of selectiv-
ity ranging between 0.1 and 1. The results of Figures 8(b)
and 9(b) are similar to those of Figure 6, with speedups in-
creasing and converging to a maximum value. In terms of
join predicate selectivity, we joined two tables of 1,000,000
tuples, 72 bytes each, but staged to 20 bytes. We varied
the number of matching inner tuples per outer tuple to 1, 4,
10, 100, and 1,000. As join selectivity grows, the speedup is
close to linear for both algorithms, as shown in Figures 8(c)
and 9(c). This is due to join predicate evaluation effectively
“backtracking” between multiple matches. Processing runs
inside the L1-cache, reducing the frequency of memory ac-
cesses and resulting in high speedups.
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Figure 8: Multithreaded performance of join evaluation
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Figure 9: Measured speedup for join evaluation
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Figure 10: Multiple operators
5.3 Pipelined operators
We now move on to a more complex query combining
two joins and an aggregation. We used three tables with
1,000,000 tuples of 72 bytes each. In the first join, each outer
tuple matched with 4 inner ones; in the second join the num-
ber of matching inner tuples was 10. The two joins produce
4,000,000 and 40,000,000 tuples respectively. We used both
merge and hash join. The result was sum-aggregated over
one grouping attribute with either 1,000 or 100,000 distinct
values. In the first case we used map aggregation. In the
second case, the grouping attribute was the same as the join
attribute of the second join, to examine the impact of sorted
runs. The results are shown in Figure 10, with the labels
indicating the algorithms used for each operator.
Hash join is faster than merge join, verifying once again
that the use of an L2-cache buffer for merging pays back. For
aggregation, when the number of values for the grouping at-
tribute is 1,000, the use of map aggregation is very efficient:
it needs 0.55s for 40M tuples, resulting in a throughput of
72.6M tuples/s. In terms of scalability, the reduction in tu-
ple size allows all operators apart from the first to work on
small tuples and, hence, they do not fetch data not needed
for processing. The observed speedups are over 3 and, for
hash join and map aggregation, close to linear.
When the number of groups increases to 100,000, hash
and merge aggregation become more efficient as map aggre-
gation suffers from excessive cache misses. We use either all
hash-based or all merge-based algorithms. The cost of hash
aggregation is twice that of map aggregation in the previous
case (i.e., when D = 1,000). However, since the output of
the second join is already sorted on the grouping attribute,
merge aggregation does not need intermediate partitions,
but is evaluated in a single pass of the join result. A direct
comparison of map and merge aggregation shows that the
latter needs only a small portion of the time needed by the
former, as there are no directory lookups and updates of ag-
gregate arrays. However, the speedup of merge aggregation
is limited as there is no computational load to effectively
mask the cost of memory accesses.
6. RELATEDWORK
Main memory query evaluation has been studied exten-
sively. MonetDB [2, 14] is a system optimized for modern
hardware and based on vertical partitioning. We used NSM
in our work to keep the same baseline with most commer-
cial DBMSs. The authors of [3, 4] used software prefetching
to reduce memory stalls. We experimented with software
prefetching, but as such instructions are merely hints to the
CPU, they did not improve the performance of our algo-
rithms. Most likely, this was because the cache controller
was busy with pending requests and ignored the hints.
The advent of processors supporting multithreaded exe-
cution has recently been explored by the database commu-
nity. Simultaneous multithreading (SMT), a form of TLP,
was explored in [21]: a helper thread was used to aggres-
sively prefetch data to be used by the main thread. Still,
this technique is not applicable in multicores with no in-core
support for TLP, as the helper thread will fetch data to a
different L1-cache than the one used by the main thread.
The authors of [7] examined inter-operator communication
and proposed using chunks of the output as buffers for each
thread. We preferred to use a separate output buffer per
thread to avoid synchronization. However, we use a similar
approach for partitioning (see also [6]), since each thread has
exclusive access to one partition page. As we sort pages dur-
ing partitioning, the processing time per page increases and
thread contention is minimized. In [5], the authors analyzed
aggregation on CMPs; they tested and modelled the use of
private and/or shared hash tables. Their approach, though,
is tailored to processors supporting multiple (eight for the
employed CPU) threads inside each core; it is not clear how
it can efficiently be ported to architectures with no in-core
support for TLP. Aggregation performance in [5] reached
150Mt(uples)/s against 72.6Mt/s for us (see Section 5.3),
using arrays of two-integer records as input. A per-core re-
duction gives 18.75Mt/s for [5] over 18.15Mt/s for us; a per-
thread one gives 18.15Mt/s for our approach over 4.69Mt/s
for [5]. Still, the testbed used in [5] is entirely different than
ours, so comparisons cannot be straightforward.
In [15], the authors proposed an analytical model for single-
threaded main memory query execution. The model cap-
tured the cost of stalls, e.g., cache and TLB misses, accord-
ing to the access pattern. We follow a different approach:
we do not distinguish between sequential and random pat-
terns but we account for accesses to the L1-cache, as CPUs
do not have enough memory ports to serve successive read
and write operations. Finally, [13] examined work sharing
in CMPs and modelled the performance of concurrently pro-
cessed, staged queries, while [18] investigated scheduling of
multiple queries for scan sharing. These are complemen-
tary to our work; we focus on intra-operator parallelism and
model the contention for shared hardware resources.
7. CONCLUSION
We examined multithreaded query processing on chip mul-
tiprocessors. By identifying main memory accesses as the
main performance bottleneck, we provided a uniform frame-
work for implementing query processing algorithms that:
(a) reduces contention for hardware resources, and (b) bears
minimal synchronization overhead. We analytically mod-
elled the performance and scalability of each multithreaded
algorithm variant to statically estimate the benefit of mul-
tithreaded execution. We implemented our proposals and
experimentally validated them. Our results verify the cor-
rectness of our model and the efficiency of the proposed algo-
rithms, which, in some cases, achieve almost linear speedups.
Next, we will extend our approach to multi-query execu-
tion. We plan to examine how we can combine inter- and
intra-query parallelism to schedule operations and maximize
query processing throughput. The challenge is to exploit
work and data sharing across queries under the restrictions
imposed by hardware resources.
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